Skip to content
Stan’s Legacy The Stanley Meyer Archive

observation · Voltage Intensifier Circuit · computed

#3452/#3453 closed: u≈0 capture was at 1 kΩ; core is varnished with windings over 2 layers Kapton (no DC core path); next test is a 10 Ω diode shunt

Scotchn, Discord #neuralstan20-testing 2026-09-30: the pot was at 1 kΩ for the As→Bs capture. So u ≈ 0 (≤ ~1 V vs 45.9 Vpp on the cap) holds WITH 1 kΩ in the loop, which supports #3448(c): Math1 spikes in the 1k-inside run = −V_R, i.e. ~20–25 mA loop-current edge spikes (amplitude read from a blurry photo). Core: varnished; windings over 2 layers of Kapton, so there is no DC path via the core. A capacitive winding-to-core path is still possible. There is no battery available for a floating-primary test. NEXT: 10 Ω shunt between the diode cathode and AF, with the CH1 differential probe across it (+ on the cathode side, so positive = forward diode current). Expected forward flyback spikes and/or reverse displacement spikes; compare ∫i dt with C_t·ΔV ≈ 3.97 nF × 46 V ≈ 180 nC.

Basis

Recorded
Published
30 Sep 2026
Stanbot
v3
Source Ref
Scotchn, Discord #neuralstan20-testing 2026-09-30; closes open items in #3452, #3453
Notebook Id
3454

scotchn bifilar diode-shunt next-test