Skip to main content

Step Charge as a function of Pulse Period

Here we can see the Cell Driver Circuit puling a double cell in parallel. The arrangement is powered by a 12V ATX supply. The Cell Driver's inputs: Vcc and Vee are both B+ 12VDC REG. 

This inductor appears to be playing the role of Vc2. When I introduce Vc1 (the other side of the core at 612mH) all modulation and/or rise is completely dampened. 

Too large of an inductance at the Vc2 position (in this specific arrangement), dampens out all modulation.

Too large of an inductance in a Vc1 position also significantly inhibits modulation, unless sufficient offsetting capacitance is added in the form of parasitics, distributed coupling or external parallel capacitance.

Perhaps this is the reason for the inverted pulse trains feeding the Cell Driver input. If a constant DC bias during "offtime" is applied, then during the pulse pull down, inductive reversal directed by the diode, is responsible for the higher voltage spikes.



Schematic for arrangement

image-1656779778614.png


Cell Driver Circuit


Screenshot from 2022-06-10 23-28-02.png